View HIP4082_26207.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HIP4082
March 1995
80V, 1.25A Peak Current H-Bridge FET Driver
Description
The HIP4082 is a medium frequency, medium voltage H-Bridge N-Channel MOSFET driver IC, available in 16 lead plastic SOIC (N) and DIP packages. Specifically targeted for PWM motor control and UPS applications, bridge based designs are made simple and flexible with the HIP4082 H-bridge driver. With operation up to 80V, the device is best suited to applications of moderate power levels. Similar to the HIP4081, it has a flexible input protocol for driving every possible switch combination except those which would cause a shoot-through condition. The HIP4082's reduced drive current allows smaller packaging and it has a much wider range of programmable dead times (0.1 to 4.5s) making it ideal for switching frequencies up to 200kHz. The HIP4082 does not contain an internal charge pump, but does incorporate nonlatching level-shift translation control of the upper drive circuits. This set of features and specifications is optimized for applications where size and cost are important. For applications needing higher drive capability the HIP4080A and HIP4081A are recommended.
Features
* Independently Drives 4 N-Channel FET in Half Bridge or Full Bridge Configurations * Bootstrap Supply Max Voltage to 95VDC * Drives 1000pF Load in Free Air at 50oC with Rise and Fall Times of Typically 15ns * User-Programmable Dead Time (0.1 to 4.5s) * DIS (Disable) Overrides Input Control and Refreshes Bootstrap Capacitor when Pulled Low * Input Logic Thresholds Compatible with 5V to 15V Logic Levels * Shoot-Through Protection * Undervoltage Protection
Applications
* UPS Systems * DC Motor Controls * Full Bridge Power Supplies * Class D Audio Power Amplifiers * Noise Cancellation Systems * Battery Powered Vehicles * Peripherals * Medium/Large Voice Coil Motors
Ordering Information
PART NUMBER HIP4082IB HIP4082IP TEMPERATURE RANGE -55oC -55oC to to +125oC +125oC PACKAGE 16 Lead Plastic SOIC (N) 16 Lead Plastic DIP
Pinout
HIP4082 (PDIP, SOIC) TOP VIEW
Application Block Diagram
80V
12V BHB 1 BHI 2 BLI 3 ALI 4 DEL 5 VSS 6 16 BHO 15 BHS 14 BLO 13 ALO 12 VDD 11 AHS 10 AHO 9 AHB ALI AHI ALO AHS AHO BHI BLI HIP4082 BHO BHS BLO LOAD
AHI 7 DIS 8
GND
GND
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright (c) Intersil Corporation 1999
File Number
3676.1
1
HIP4082 Functional Block Diagram
9 U/V BHI 2 LEVEL SHIFT DRIVER 10 AHO BHO 16 AHB BHB 1 DRIVER LEVEL SHIFT U/V
11 AHS
BHS 15
AHI
7
TURN-ON DELAY
TURN-ON DELAY
DIS
8 VDD
VDD
12
DETECTOR UNDERVOLTAGE
DRIVER TURN-ON DELAY 13 ALO BLO 14
DRIVER TURN-ON DELAY
ALI DEL BLI VSS
4 5 3 6
Typical Application (PWM Mode Switching)
80V
1 BHB 12V PWM INPUT DELAY RESISTOR 2 BHI 3 BLI 4 ALI 5 DEL 6 VSS 7 AHI DIS 8 DIS
BHO 16 BHS 15 BLO 14 ALO 13 VDD 12 AHS 11 AHO 10 AHB 9 12V LOAD
FROM OPTIONAL OVERCURRENT LATCH
GND
RDIS
TO OPTIONAL CURRENT CONTROLLER OR OVERCURRENT LATCH
+
-
RSH
GND
2
Specifications HIP4082
Absolute Maximum Ratings
Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 16V Logic I/O Voltages . . . . . . . . . . . . . . . . . . . . . . . -0.3V to VDD +0.3V Voltage on AHS, BHS . . . . . .-6V (Transient) to 80V (25oC to 150oC) Voltage on AHS, BHS . . . . . -6V (Transient) to 70V (-55oC to150oC) Voltage on AHB, BHB . . . . . . . . . VAHS, BHS -0.3V to VAHS, BHS +VDD Voltage on ALO, BLO . . . . . . . . . . . . . . . . . .VSS -0.3V to VDD +0.3V Voltage on AHO, BHO . . . VAHS, BHS -0.3V to VAHB, BHB +0.3V Input Current, DEL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -5mA to 0mA Phase Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20V/ns NOTE: All voltages are relative VSS unless otherwise specified.
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Thermal Information
Thermal Resistance, Junction-Ambient JA SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115oC/W DIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90oC/W Maximum Power Dissipation. . . . . . . . . . . . . . . . . . . . . . . . See Curve Storage Temperature Range . . . . . . . . . . . . . . . . . . -65oC to +150oC Operating Max. Junction Temperature . . . . . . . . . . . . . . . . . +150oC Lead Temperature (Soldering 10s) . . . . . . . . . . . . . . . . . . . . +300oC (For SOIC - Lead Tips Only))
Operating Conditions
Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . +8.5V to +15V Voltage on VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0V to +1.0V Voltage on AHB, BHB . . . . . . . . VAHS, BHS +7.5V to VAHS, BHS +VDD Input Current, DEL . . . . . . . . . . . . . . . . . . . . . . . . . -4mA to -100A
Electrical Specifications
VDD = VAHB = VBHB = 12V, VSS = VAHS = VBHS = 0V, RDEL = 100K TJ = +25oC TJ = -55oC TO +150oC
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP MAX MIN MAX UNITS
SUPPLY CURRENTS & UNDER VOLTAGE PROTECTION VDD Quiescent Current IDD All inputs = 0V, RDEL = 100K All inputs = 0V, RDEL = 10K VDD Operating Current IDDO f = 50kHz, no load 50kHz, no load, RDEL = 10k AHB, BHB Off Quiescent Current AHB, BHB On Quiescent Current AHB, BHB Operating Current AHS, BHS Leakage Current VDD Rising Undervoltage Threshold VDD Falling Undervoltage Threshold Undervoltage Hysteresis AHB, BHB Undervoltage Threshold INPUT PINS: ALI, BLI, AHI, BHI, & DIS Low Level Input Voltage High Level Input Voltage Input Voltage Hysteresis Low Level Input Current High Level Input Current TURN-ON DELAY PIN DEL Dead Time TDEAD RDEL = 100K RDEL = 10K GATE DRIVER OUTPUT PINS: ALO, BLO, AHO, & BHO Low Level Output Voltage High Level Output Voltage Peak Pullup Current Peak Pulldown Current VOL VDD-VOH I O+ IOIOUT = 50mA IOUT = -50mA VOUT = 0V VOUT = 12V 0.65 0.7 1.1 1.0 1.4 1.3 1.1 1.2 2.5 2.3 0.5 0.5 0.85 0.75 1.2 1.3 2.75 2.5 V V A A 2.5 0.27 4.5 0.5 8.0 0.75 2.0 0.2 8.5 0.85 S S IIL IIH VIN = 0V, Full Operating Conditions VIN = 5V, Full Operating Conditions VIL VIH Full Operating Conditions Full Operating Conditions 2.5 35 1.0 -60 +1 2.7 -150 -10 -50 +10 0.8 V V mV A A IAHBL, IBHBL AHI = BHI = 0V 1.2 2.2 1.5 2.5 0.5 65 .65 6.8 6.5 0.17 Referenced to AHS & BHS 5 2.3 4.0 2.6 4.0 1.0 145 1.1 7.6 7.1 0.4 6.0 3.5 5.5 4.0 6.4 1.5 240 1.8 1.0 8.25 7.8 0.75 7 0.85 1.9 1.1 2.1 0.4 40 .45 6.5 6.25 0.15 4.5 4 6.0 4.2 6.6 1.6 250 2.0 8.5 8.1 0.90 7.5 mA mA mA mA mA A mA A V V V V
IAHBH, IBHBH AHI = BHI = VDD IAHBO, IBHBO f = 50kHz, CL = 1000pF IHLK VDDUV+ VDDUVUVHYS VHBUV VAHS = VBHS = 80V VAHB = VBHB = 96
-145 -100 -1 -
3
Specifications HIP4082
Switching Specifications
VDD = VAHB = VBHB = 12V, VSS = VAHS = VBHS = 0V, RDEL= 100K, CL = 1000pF. TJ = +25oC PARAMETER Lower Turn-off Propagation Delay (ALI-ALO, BLI-BLO) Upper Turn-off Propagation Delay (AHI-AHO, BHI-BHO) Lower Turn-on Propagation Delay (ALI-ALO, BLI-BLO) Upper Turn-on Propagation Delay (AHI-AHO, BHI-BHO) Rise Time Fall Time Minimum Input Pulse Width Output Pulse Response to 50 ns Input Pulse Disable Turn-off Propagation Delay (DIS - Lower Outputs) Disable Turn-off Propagation Delay (DIS - Upper Outputs) Disable Turn-on Propagation Delay (DIS - ALO & BLO) Disable Turn-on Propagation Delay (DIS- AHO & BHO) Refresh Pulse Width (ALO & BLO) SYMBOL TLPHL TEST CONDITIONS MIN TYP 25 MAX 50 TJ = -55oC TO +150oC MIN MAX 70 UNITS ns
THPHL
-
55
80
-
100
ns
TLPLH
-
40
85
-
100
ns
THPLH
-
75
110
-
150
ns
TR TF TPWIN-ON/OFF
TPWOUT
50
9 9 63
20 20 -
50
25 25 80
ns ns ns ns ns
TDISLOW
-
50
80
-
90
TDISHIGH
-
75
100
-
125
ns
TDLPLH
-
40
70
-
100
ns
TDHPLH
RDEL = 10K
-
1.2
2
-
3
s
TREF-PW
375
580
900
350
950
ns
TRUTH TABLE INPUT ALI, BLI X X 0 1 0 0 AHI, BHI X X X X 1 0 VDDUV X 1 0 0 0 0 VHBUV X X 1 X 0 0 DIS 1 X 0 0 0 0 ALO, BLO 0 0 0 1 0 0 OUTPUT AHO, BHO 0 0 0 0 1 0
NOTE: X signifies that input can be either a "1" or "0".
4
HIP4082 Pin Descriptions
PIN NUMBER 1 SYMBOL BHB DESCRIPTION B High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin. B High-side Input. Logic level input that controls BHO driver (Pin 16). BLI (Pin 3) high level input overrides BHI high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin 8) high level input overrides BHI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than VDD). An internal 100A pull-up to VDD will hold BHI high, so no connection is required if high-side and low-side outputs are to be controlled by the low-side input. B Low-side Input. Logic level input that controls BLO driver (Pin 14). If BHI (Pin 2) is driven high or not connected externally then BLI controls both BLO and BHO drivers, with dead time set by delay currents at DEL (Pin 5). DIS (Pin 8) high level input overrides BLI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than VDD). An internal 100A pull-up to VDD will hold BLI high if this pin is not driven. A Low-side Input. Logic level input that controls ALO driver (Pin 13). If AHI (Pin 7) is driven high or not connected externally then ALI controls both ALO and AHO drivers, with dead time set by delay currents at DEL (Pin 5). DIS (Pin 8) high level input overrides ALI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than VDD). An internal 100A pull-up to VDD will hold ALI high if this pin is not driven. Turn-on DELay. Connect resistor from this pin to VSS to set timing current that defines the dead time between drivers. All drivers turn-off with no adjustable delay, so the DEL resistor guarantees no shoot-through by delaying the turn-on of all drivers. The voltage across the DEL resistor is approximately Vdd -2V. Chip negative supply, generally will be ground. A High-side Input. Logic level input that controls AHO driver (Pin 10). ALI (Pin 4) high level input overrides AHI high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin 8) high level input overrides AHI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than VDD). An internal 100A pull-up to VDD will hold AHI high, so no connection is required if high-side and low-side outputs are to be controlled by the low-side input. DISable input. Logic level input that when taken high sets all four outputs low. DIS high overrides all other inputs. When DIS is taken low the outputs are controlled by the other inputs. The pin can be driven by signal levels of 0V to 15V (no greater than VDD). An internal 100A pull-up to VDD will hold DIS high if this pin is not driven. A High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin. A High-side Output. Connect to gate of A High-side power MOSFET. A High-side Source connection. Connect to source of A High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin. Positive supply to control logic and lower gate drivers. De-couple this pin to VSS (Pin 6). A Low-side Output. Connect to gate of A Low-side power MOSFET. B Low-side Output. Connect to gate of B Low-side power MOSFET. B High-side Source connection. Connect to source of B High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin. B High-side Output. Connect to gate of B High-side power MOSFET.
2
BHI
3
BLI
4
ALI
5
DEL
6 7
VSS AHI
8
DIS
9
AHB
10 11
AHO AHS
12 13 14 15
VDD ALO BLO BHS
16
BHO
5
HIP4082 Timing Diagrams
X = A OR B, A AND B HALVES OF BRIDGE CONTROLLER ARE INDEPENDENT TLPHL DIS=0 and UV XLI THPHL
XHI
XLO
XHO
THPLH
TLPLH
TR (10% - 90%)
TF (10% - 90%)
FIGURE 1. INDEPENDENT MODE
DIS=0 and UV XLI
XHI = HI OR NOT CONNECTED
XLO
XHO
FIGURE 2. BISTATE MODE
TDLPLH TREF-PW
TDIS
DIS or UV
XLI
XHI
XLO
XHO TDHPLH
FIGURE 3. DISABLE FUNCTION
6
HIP4082 Performance Curves
3.5 IDD SUPPLY CURRENT (mA) 3.25 3 2.75 2.5 2.25 2 1.75 1.5 -60 VDD = 8V -40 -20 0 20 40 60 80 100 JUNCTION TEMPERATURE (oC) 120 140 VDD = 12V VDD = 10V VDD = 16V
16 15 VDD = 15V IDD SUPPLY CURRENT (mA) 14 13 12 11 10 9 8 7 6 5 4 10kHz -60 -40 -20 0 20 40 60 80 100 JUNCTION TEMPERATURE (oC) 120 140 50kHz 200kHz
100kHz
FIGURE 4. IDD SUPPLY CURRENT vs TEMPERATURE AND VDD SUPPLY VOLTAGE
FIGURE 5. VDD SUPPLY CURRENT vs TEMPERATURE AND SWITCHING FREQUENCY (1000pF LOAD)
8 LOADED, NL BIAS CURRENTS (mA) 7 6 5 4 3 2 1 0 0 50 100 FREQUENCY (kHz) 150 200 NO LOAD 1000pF LOAD PEAK GATE CURRENT (A)
1.925
2
1.75 1.5 ISRC(BIAS) 1.25 ISNK(BIAS) 1 0.75 0.815 0.5 SOURCE SINK
8 8
9
12 13 14 BIAS BIAS SUPPLY VOLTAGE (V) AT 25oC
10
11
15 15
FIGURE 6. FLOATING (IXHB) BIAS CURRENT vs FREQUENCY AND LOAD
FIGURE 7. GATE SOURCE/SINK PEAK CURRENT vs BIAS SUPPLY VOLTAGE AT 25oC
1.2 1.4 NORMALIZED GATE SINK/SOURCE CURRENT (A) -40oC 1.1 1.2 VDD-VOH (V) -55oC 0oC
25oC
1
1 125oC 150oC
0.8 0.9 0.6 0.8 -75 -50 -25 0 25 50 75 100 JUNCTION TEMPERATURE (oC) 125 150 8 9 10 11 12 13 VDD SUPPLY VOLTAGE (V) 14 15
FIGURE 8. GATE CURRENT vs TEMPERATURE, NORMALIZED TO 25oC
FIGURE 9. VDD-VOH vs BIAS VOLTAGE TEMPERATURE
7
HIP4082 Performance Curves (Continued)
8 1.4 VDD, BIAS SUPPLY VOLTAGE (V) 7.5 7 LOWER U/V SET 6.5 6 UPPER U/V SET/RESET 5.5 5 -60 LOWER U/V RESET
1.2 VOL (V) -55 C 1
o
-40oC
0oC
25oC
0.8
125oC 150 C
o
0.6 8 9 10 11 12 13 VDD SUPPLY VOLTAGE (V) 14 15
-40
-20
0 20 40 60 80 100 120 JUNCTION TEMPERATURE (oC)
140 160
FIGURE 10. VOL vs BIAS VOLTAGE AND TEMPERATURE
FIGURE 11. UNDERVOLTAGE TRIP VOLTAGES vs TEMPERATURE
100 DIS TO TURN-ON/OFF TIME (ns) 90 PROPAGATION DELAYS (ns) 80 70 60 50 40 30 20 -60 -40 -20 0 20 40 60 LOWER tOFF 80 100 (oC) 120 140 160 UPPER tOFF LOWER tON UPPER tON
104
DISHTON 1000
100
DISHTOFF
DISLTON 10 -60 -40 -20
DISLOFF 0 20 40 60 80 100 JUNCTION TEMPERATURE (oC) 120 140 160
JUNCTION TEMPERATURE
FIGURE 12. UPPER LOWER TURN-ON/TURN-OFF PROPAGATION DELAY vs TEMPERATURE
FIGURE 13. UPPER/LOWER DIS(ABLE) TO TURN-ON/OFF vs TEMPERATURE (oC)
2 TOTAL POWER DISSIPATION (W) LEVEL-SHIFT CURRENT (mA)
2.5
2 16 PIN DIP 1.5 SOIC 1
1.5
1
0.5 QUIESCENT BIAS COMPONENT 0 -60 -30 0 30 60 90 AMBIENT TEMPERATURE (oC) 120 150
0.5
0
20
40 60 80 SWITCHING FREQUENCY (kHz)
100
FIGURE 14. FULL BRIDGE LEVEL-SHIFT CURRENT vs FREQUENCY (kHz)
FIGURE 15. MAXIMUM POWER DISSIPATION vs AMBIENT TEMPERATURE
8
HIP4082 Performance Curves (Continued)
104 VDD = 15V 85 DEAD TIME (ns) VXHS-VSS VDD = 12V 1000 VDD = 9V
90
80
75
100
0
10
20
30 40 50 60 70 DEAD TIME RESISTANCE (k)
80
90 100
70
100
50
0 50 TEMPERATURE (oC)
100
150
FIGURE 16. DEAD-TIME vs DEL RESISTANCE AND BIAS SUPPLY (VDD) VOLTAGE
FIGURE 17. MAXIMUM OPERATING PEAK AHS/BHS VOLTAGE vs TEMPERATURE
9
HIP4082 Dual-In-Line Plastic Packages (PDIP)
N E1 INDEX AREA 12 3 N/2
E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE INCHES SYMBOL
-B-
MILLIMETERS MIN 0.39 2.93 0.356 1.15 0.204 18.66 0.13 7.62 6.10 MAX 5.33 4.95 0.558 1.77 0.355 19.68 8.25 7.11 NOTES 4 4 8, 10 5 5 6 5 6 7 4 9 Rev. 0 12/93
MIN 0.015 0.115 0.014 0.045 0.008 0.735 0.005 0.300 0.240
MAX 0.210 0.195 0.022 0.070 0.014 0.775 0.325 0.280
-AD BASE PLANE SEATING PLANE D1 B1 B 0.010 (0.25) M D1 A1 A2 L A C L E
A A1 A2 B B1 C D D1 E
-C-
eA eC
C
e
C A BS
eB
NOTES: 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95. 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3. 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm). 6. E and eA are measured with the leads constrained to be perpendicular to datum -C- . 7. eB and eC are measured at the lead tips with the leads unconstrained. eC must be zero or greater. 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm). 9. N is the maximum number of terminal positions. 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).
E1 e eA eB L N
0.100 BSC 0.300 BSC 0.115 16 0.430 0.150 -
2.54 BSC 7.62 BSC 10.92 3.81 16
2.93
10
HIP4082 Small Outline Plastic Packages (SOIC)
N INDEX AREA E -B1 2 3 SEATING PLANE -AD -CA hx 45o H 0.25(0.010) M BM
M16.15 (JEDEC MS-012-AC ISSUE C)
16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE INCHES SYMBOL A
L
MILLIMETERS MIN 1.35 0.10 0.33 0.19 9.80 3.80 MAX 1.75 0.25 0.51 0.25 10.00 4.00 NOTES 9 3 4 5 6 7 8
o
MIN 0.0532 0.0040 0.013 0.0075 0.3859 0.1497
MAX 0.0688 0.0098 0.020 0.0098 0.3937 0.1574
A1 B C D E
A1 0.10(0.004) C
e H h L N
0.050 BSC 0.2284 0.0099 0.016 16 0
o
1.27 BSC 5.80 0.25 0.40 16
o
e
B 0.25(0.010) M C AM BS
0.2440 0.0196 0.050
o
6.20 0.50 1.27
NOTES: 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. "L" is the length of terminal for soldering to a substrate. 7. "N" is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch) 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
8
0
Rev. 0 12/93
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
11

▲Up To Search▲

Price & Availability of HIP4082

	To Download HIP4082 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .